Fig. (9) Proposed 1024-bit sequential multipliers using different chip families (a) Maximum frequency (b) total Delay.