Fig. (2)
Multi BISTs multi memories scheme.