Fig. (6)
March 1 algorithm on 8192x32 SRAM implemented by controllable BIST.
