Fig. (9)
The result of the controllable BIST with incorrect address.
