Fig. (5) Detail circuit of successive memristor architecture.