Fig. (12)
Chip layout.