Full-Bridge DC-DC Converter Using Asymmetric Phase-Shifted PWM Control

Tao Haijun*,1,2, Zhang Yiming1 and Ren Xiguo1

1College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing 100124, P.R. China
2School of Electrical Engineering and Automation, Henan Polytechnic University, Jiaozuo, Henan, 454003, P.R. China

Abstract: A novel zero-voltage and zero-current switching (ZVZCS) Full-bridge converter is proposed using Asymmetric Phase-shifted PWM Control, Current in primary winding during the freewheeling period is reduced to zero by adding a blocking capacitor and a saturable inductor, realizing ZCS turn-on and ZVS turn-off for chopping-leg switches as well as ZCS turn-on and turn-off for lagging-leg switches. The control method is easy digital realization, overcomes control precision and flexibility of the traditional phase-shifting control special chip. The operation processes and characteristics of the converter are analyzed, and a prototype is built. Experimental results verify the proposed DC-DC converter with low freewheeling energy, low switching loss and high efficiency.

Keywords: Asymmetric phase-shifted, DC-DC converter, full-bridge, PWM, ZVZCS.

1. INTRODUCTION

Zero voltage switching (ZVS) full-bridge DC-DC converter has been received considerable attention for high-frequency power conversion to reduce the current and voltage stresses as well as the switching losses occurring in traditional hard switching PWM converters [1-3]. Metal-Oxide semiconductor field Transistors (MOSFET) are the power semiconductor devices of choice for this converter [4]. However, ZVS full-bridge converters have two major disadvantages: 1) a relatively large circulating current during the freewheeling interval results in power losses in the device and the transformer [5], 2) the dead time of the chopping leg switches is much higher than that of the lagging leg switches resulting in duty ratio loss [6]. To overcome the problem of the ZVS converter, a zero-voltage transition(ZVT) full-bridge converter is developed [7, 8], however the circuit complexity since it requires two auxiliary switches and an additional resonant inductor [9, 10].

ZVZCS converter using a dc-blocking capacitor in series with a saturable inductor was present using phase-shifted PWM control [11-13]. The switches are operated under ZVS turn-on conditions ZCS turn-off conditions to minimize the freewheeling internal [14], the ZVZCS turn-on mechanism of the lagging leg switches is the same, however the ZCS turn-off mechanism of lagging leg switches consisting in applying a negative voltage to the transformer leakage inductance, so the switch current becomes zero before the gate signal forces the switch turn off [15]. A novel ZVZCS full-bridge converter is proposed in this paper. To achieve ZCS of lagging-leg switches, a blocking capacitor with quite low capacitance is used and a small saturable inductor is added in the primary winding. ZVS for chopping-leg switches is achieved by outputting energies stored in the filter inductance. This is achievable within wide input and load range because external bulk capacitor can be added in the chopping-leg switches. During the freewheeling period, current in primary winding resets through the small blocking capacitor and keeps at zero. Since the saturable inductor blocks reverse current, ZCS is available to lagging-leg switches. Energies stored in the leakage inductance are transferred to the blocking capacitor and a wide control range of duty ratio can be gained by increasing voltage (reducing capacitance) of the blocking capacitor.

2. ZVZCS FULL-BRIDGE DC/DC CONVERTER

2.1. Topological Structure of the Proposed Converter

Circuit diagram of ZVZCS DC-DC converter is shown in Fig. (1). Left arm includes switches $S_1, S_2$ (including $D_1, D_2$ and $C_{s1}, C_{s2}$). Right arm includes switches $S_3, S_4$ (including $D_3 ~ D_4$). $L_s$ is saturable inductor, $C_b$ is dc-blocking capacitor.

2.2. Operating Process

To illustrate the steady-state operation, we made some rational assumptions, which are given below:

1. All components are ideal;
2. The inductance of the saturable inductor is infinite when it is not saturated, and zero when it is saturated;
3. The output filter inductor is large enough to be treated as a constant current source during a switching period.
4. Device parameters and operation mode of two transformer rectifier circuit are the same, we only considers a single rectifier circuit when analyzing.

According to the best control way must satisfy three conditions [16]: 1) power transmission is maximum under the same duty ratio; 2) filter inductor current ripple is minimum; 3) the switches achieve soft switching, a kind of asymmetric phase shift PWM control is proposed as shown in Fig. (2). The turning on moments of \( S_1 \) and \( S_4 \) (or \( S_2 \) and \( S_3 \)) are the same, the turning off moments of them are difference. Driving signals of \( S_1 \) and \( S_2 \) use pulse width modulation, Driving signal of \( S_3 \) remains at maximum pulse width; the output voltage is controlled through pulse width modulation of \( S_1 \), \( S_2 \), \( S_3 \), \( S_4 \) are known as chopping switches. \( S_1, S_4 \) for lag switches. The control method is easy digital realization, overcomes control precision and flexibility of the traditional phase-shifting control special chip. The circuit has 12 kinds of operation mode.

**Mode 1: \( t_1 \), Fig. (3).**

\( S_1 \) and \( S_4 \) are conducting. Input power is delivered to the output. The saturable inductor is at saturation state and the blocking capacitor increases linearly from the negative maximum value.

\[
V_{cb}(t) = \frac{n I_0}{C_b} - V_{c_{bp}}
\]

where \( n \) is turns ratio of transformer and \( V_{c_{bp}} \) is peak value of blocking voltage.

**Mode 2: \([t_1, t_2] \), Fig. (4)**

\( S_1 \) is turned off. Current passing through the primary winding is charged to the absorption capacitor (\( C_{a1} \)) whose voltage increases linearly.

\[
V_{c_{a1}}(t) = \frac{n I_0}{C_{a1} + C_{a3}} t
\]

Later, the anti-parallel diode \( D_1 \) of \( S_1 \) is turned on, thus achieving ZVS. If there’s adequate external capacitance, the turn-off loss of \( S_1 \) will reduce significantly. ZVS for chopping-leg switches is achieved in same way of ZVS for ZVS-FB-PWM.

**Mode 3: \([t_2, t_3] \), Fig. (5)**

After \( D_3 \) begins to conducting, \( V_{ab} \) decreases to zero and attempts to further decrease to negative. Compared to the input voltage, voltage at two ends of the blocking capacitor is very small and applied to two ends of leakage inductance of the transformer. Since the blocking capacitor is big enough and is regard as a constant voltage source, current in primary winding decreases linearly.
\[ I_p(t) = -\frac{V_{dc}}{L_m} t + nI_0 \]  

(3)

\[ I_p(t) = \frac{V_{dc} + V_c}{L_m} t \]  

(4)

**Fig. (5).** The equivalent circuit in mode 3.

So, the energy stored in the leakage inductance is recovered to the blocking capacitor. The difference between the primary current reflected to the secondary and the current in the filter inductor freewheels through the secondary rectifier. The saturable inductor is still saturated.

**Mode 4: \([t_3, t_4]\), Fig. (6)**

When current in primary winding reduces to 0, it will attempt to further reduce to negative. Such attempt is stopped by the recovery of saturable inductor from saturation state, which keeps current in primary winding at 0. Therefore, all voltages of the blocking capacitor are applied to the saturable inductor. Voltage of the blocking capacitor remains constant. S4 achieves ZCS turn-off.

**3. FEATURES OF THE PROPOSED CIRCUIT**

**3.1. Maximum Controlled Duty Ratio**

The maximum duty ratio of ZVZCS full-bridge converter is determined by three parameters. It can be seen from Fig. (9) that the maximum duty ratio can be expressed as:

\[ D_{\text{max}} = 1 - \frac{t_d + \Delta T + T_{\text{ZC}}}{T/2} \]  

(5)

where \( t_d \) is the time period of Mode 2; \( \Delta T \) is the time period of Mode 3; and \( T_{\text{ZC}} \) is the time period of Mode 5.

ZVS mechanism of chopping-leg switches is same with that of ZVS full-bridge converter. To reduce turn-off loss and external capacitance of IGBT, the equivalent switch capacitance of the chopping-leg switches increases. ZVS range of the ZVZCS full-bridge converter is limited significantly.

The desired dead time to keep ZVS between chopping-leg switches is:

\[ t_d = V_{dc} \frac{C_{a1} + C_{a3}}{nI_0} \]  

(6)

are all opened and the voltage in secondary winding of the transformer is zero.
3.2. Switching Loss

1) ZCS turn-on and ZVS turn-off for the chopping-leg switches

The chopping-leg switch adopting ZCS turn-on has zero turn-on loss (Fig. (10a)). Since there’s tail current during IGBT turn-off, voltage at two ends of the switch and current passing through the switch overlap, thus causing switching loss. Voltage at two ends of the switch during the turn-off process depends on absorption capacitance of leg switch and current passing through it. These determine the rate of rise (dV/Δt) of the switching voltage. dV/Δt can be reduced through the parallel external absorption capacitance of the switches, which, however, will influence the maximum controlled duty ratio.

2) ZCS for lagging-leg switches

For lagging-leg switches, the saturable inductor breaks away from saturation before the IGBT is turned on and current passing through IGBT decreases to zero. In this way, no turn-on loss is generated and ZCS turn-on is achieved (Fig. (10b)). When the IGBT is turned off, current in primary winding still maintains at zero since the saturable inductor won’t reach saturation immediately, thus enabling the lagging-leg switches to realize ZCS turn-off. Moreover, low-speed IGBT with small tail current still can be served in high-frequency environment as long as there’s adequate long freewheeling period and most minority carriers can be recombed.

3.3. Efficiency

To achieve ZVS for the lagging-leg switches, current in primary winding at leakage inductance has to be kept at reflected output current in primary winding during the whole freewheeling period of ZVS full-bridge converter. This means that most reflected output currents flow through the primary winding (Fig. 11a). The circuit efficiency during the freewheeling period is low, which is caused by the turn-on losses of two switches in primary winding and the transformer. Additionally, big leakage inductance is needed to get a reasonable ZVS range, which will cause duty ratio loss. Consequently, the overall circuit efficiency will further
decrease. In the ZVZCS full-bridge converter, follow current in primary winding decreases significantly (Fig. (11b) and the duty ratio loss can be neglected. Needing no big leakage inductance, the saturable inductor reaches saturation quickly when transferring energies from the primary winding to the secondary winding. The secondary rectifier voltage of ZVZCS full-bridge converter is not a square wave, but its average voltage is same as that of ZVS full-bridge converter.

2. EXPERIMENTAL RESULTS

A prototype of the proposed ZVZCS full-bridge DC-DC converter has been built to verify the principle of operation. The prototype converter has the following specification:

- DC bus voltage: $V_{dc} = 540\text{V}$.
- Output voltage: $V_o = 30\text{V}$.
- Output current: $I_o = 200\text{A}$.
- Switching frequency: $f_s = 20\text{kHz}$.

Driving signals of four IGBTs of the inverter bridge in the full-bridge DC/DC converter are shown in Fig. (12). The chopping-leg switches and lagging-leg switches are turned on simultaneously but turned off at different time. The driving signals of the chopping-leg switches adopt PWM, while those of the lagging-leg switches keep at maximum, thus implementing power regulation within a wide load range.

Output voltage waveform of the inverter bridge, waveform of voltage in primary winding of the transformer, waveforms of voltages at two ends of the lagging-leg switches and waveform of current in primary winding of the transformer are displayed in Fig. (13). These waveforms are in good accordance with theoretical analysis. ZCS is available to the lagging bridge arm. Current in primary winding during the follow current period decreases significantly. There’s a sudden change on the voltage waveform of the transformer. This is caused by the IGBT parasitic capacitance on the lagging bridge arm.

![Image](https://via.placeholder.com/150)

Fig. (12). Four drivers wave for PWM inverter bridge.

![Image](https://via.placeholder.com/150)

Fig. (13). Primary and secondary voltage and current waveforms.

Waveforms of voltage at two ends of the chopping-leg switches and waveform of current in primary winding of the transformer are shown in Fig. (14). The chopping-leg switches adopt ZCS turn-on and ZVS turn-off. Slopes of rising edge and falling edge are determined by the shunt capacitance, without sudden change like that on the lagging-leg switches.

![Image](https://via.placeholder.com/150)

Fig. (14). Chopping-leg voltage and primary current waveforms.
Waveforms of voltage and current in primary winding of the transformer in ZVZCS full-bridge converter and ZVS full-bridge converter are shown in Figs. (15, 16), respectively. Experimental results are consistent with theoretical analysis. The proposed ZVZS converter presents significantly lower circulating energies.

Fig. (15). Primary voltage and current waveforms in ZVZCS mode.

Fig. (16). Primary voltage and current waveforms in ZVS mode.

Measure efficiencies of the proposed ZVZCS full-bridge converter and the traditional ZVS full-bridge converter are exhibited in Fig. (17). The maximum overall efficiency of the proposed converter is 95%, while that of the traditional converter is 93%.

CONCLUSION

The Novel ZVZCS full bridge DC-DC converter adding a dc-blocking capacitor and saturable inductor using Asymmetric Phase-shifted PWM Control improves the power density and performance in high power application. The operation process is presented in detail and characteristics of the circuit are analyzed. The 6kW prototype is built using IGBT’s at 20kHz switching frequency.

The proposed converter using asymmetric phase-shifted PWM control has the following advantages over the traditional ZVZCS using symmetric Phase-shifted PWM Control:

1) The chopping-leg switches of the proposed converter turn on under ZCS conditions and turn off under ZVS conditions, the lagging-leg switches turn on and turn off under ZVS conditions. The chopping-leg switches of the traditional converter turn on and turn off under ZVS conditions, the lagging-leg switches turn on under ZVS conditions and turn off under ZCS conditions. The proposed converter reduces the switching loss and improves the efficiency.

2) Asymmetric phase-shifted PWM control is easy digital realization, overcomes control precision and flexibility of the traditional phase-shifting control special chip.

CONFLICT OF INTEREST

The authors confirm that this article content has no conflict of interest.

ACKNOWLEDGEMENTS

Authors wishing to acknowledge assistance or encouragement from colleagues, financial support by R&D of Key Instruments and Technologies for Deep Resources Prospecting (the National R&D Projects for Key Scientific Instruments), GrantNo. ZDYZ2012-1-05-01.

REFERENCES

Asymmetric Phase-Shifted PWM Control  


